Cost of silicon carbide (SiC) wafer has been improved owing to the development of larger and higher quality wafer technologies, while the process stays long and complicated. In this paper, we propose a novel short process of ion implantation and fabricate model SiC schotky barrier diodes (SiC-SBDs) devices. Currently common mask layer of ion implantation employs high heat resistant materials such as metal oxides. Because the ion is implanted to SiC wafer at high temperature between 300 o C and 800 o C due to avoiding the damage of SiC crystal structure. The process using oxide layer tends to became long and complicated. On the other hand, our proposal process uses a heat resistant photoresist material as the mask instead of the oxide layer. The heat resistant photoresist is applied to newly developed "SP-D1000" produced by Toray Industries, Inc.. We demonstrated to fabricate the model SiC-SBDs devices based on our proposal process with "SP-D1000" and confirmed the device working as same as a current process.
Introduction
Recently technology of silicon (Si) power electronics is at a turning point. It would be difficult to improve power device speed and power by using common Si semiconductor because the Si devices have already reached its ideal maximum performance. Therefore silicon carbide (SiC) power electronics is worth noting. The SiC have much superior properties to Si, those are 10 times higher break down voltage, 2 times higher speed and 3 times higher heat conductivity. The SiC power device system can realize the downsizing of the device, lower total power loss and higher power compared to the Si systems. The SiC device is one of the key technologies for the future electric vehicles, electric railroad train, server electric source, uninterruptible power source, air conditioner, industrial general purpose inverter, power conditioner for photovoltaic, wind power generation and so on. The market of the SiC power electronics is expected to expand rapidly in the future.
Actually the cost of SiC power device is much higher than that of the Si [1] . The SiC wafer cost has been improved owing to the development of larger and higher quality wafer technologies, while the process maintains long and complicated. In this paper, we propose a novel short process of ion implantation and fabricate the model SiC-SBDs devices based on our proposal process.
Novel short process
First of all, we describe the concept of our proposal process as shown in scheme I. Currently common mask layer of ion implantation employs high heat resistant materials such as metal oxides.
Due to the low diffusion constant of common dopants in SiC, ion implantation is frequently used during device fabrication, e.g., to form p-/n-type regions or contact regions. For removal of implantation damage and for electrical activation of the implanted dopants, high-temperature annealing steps are required in ion implantation process [2] . That is why metal oxides are used as an ion implantation mask layer.
The process using oxide layer tends to became long and complicated. The common process using the oxide layer as an ion implantation mask is described as follows; (1) The oxide layer deposition, (2) Photo-lithography patterning of a photoresist, (3) Dry etching of the oxide layer, (4) Removing of the patterned photoresist layer, (5) Ion implantation, (6) Removing the oxide layer mask. On the other hand, our proposal process uses a heat resistant photoresist material as the mask instead of the oxide layer. Our proposal process is described as follows; (1) Photo-lithography patterning of the heat resistant photoresist, (2) Thermal curing, (3) Ion implantation, (4) Removing the heat resistant photoresist. It is no need of the oxide deposition, etching and removing processes.
Heat resistant photoresist
The heat resistant photoresist is applied to newly developed as "SP-D1000" produced by Toray Industries, Inc.. The photoresist has higher heat resistance than 300 o C. Fig.1 shows "Temperature Programmed Desorption-Mass Spectroscopy (TDS-MS)" of the film after 500 o C curing. Once the film is cured, there is no outgassing below curing temperature. Fig. 2 shows cross-sectional "Scanning Electron Microscope (SEM)" images of the heat resistant photoresist pattern after curing. Pattern profile is same after ion implantation. Finer pattern resolution than 2 µ m is obtained, also taper profile are controllable by process conditions. Ion implantation resistance and removable properties after ion implantation are satisfied with SiC-SBDs device processes.
Fabrication of the SiC devices
The 1200V SiC-SBDs devices shown in Fig.3 were fabricated by using SP-D1000 by standard fabrication process recipes of Tsukuba Power Electronics Constellations (TPEC) with 4H-SiC wafers. In the fabrication processes, SP-D1000 was used 4 times as an ion implantation mask for each targets, such as channel stopper (Cst), junction barrier schottky (JBS) [3] and internal or external junction termination extension (JT1, JT2) [4] . SP-D1000 can be photo-pattered as same as the common 4 . Cured over 300 o C. 5. Ion implantation. 6. The SP-D1000 layer after the ion implantation was removed from SiC wafer by wet process. When same reticle is used both SP-D1000 and reference device fabrication process, SP-D1000 gives precisely photo-patterned space width as designed reticle scale for itself photoresist, on the other hand, metal oxides patterned space width become wider about 0.3 µm than designed reticle scale due to over etched by using common photoresit as shown in Fig.4 .
Electric properties of the SiC devices
Electric properties of the SiC-SBDs devices with SP-D1000 or metal oxide (reference) as the ion implantation mask layer are shown in Table 1 . Shottky barrier height of the device of SP-D1000 is same as that of the reference device. Therefore it is found that the JBS implanted ion does not penetrate through SP-1000 mask layer. Breakdown voltage of SP-D1000 is satisfied with the specification. A taper profile of the SP-D1000 layer (Fig. 2(b) ) of JT1, JT2 is worked for high breakdown voltage. Leak current is also satisfied with the specification, but it is relatively higher with the reticle for the metal oxide than that of the reference device. As described above, line width of SP-D1000 is different from metal oxides due to using the reticle for the metal oxide. That is why the leak current of the device with SP-D1000 would be relatively higher. With rescaled reticle for SP-D1000, photo-patterned space width became same as oxide mask and smaller leak current than that of the reference device was obtained shown in Table 1 . 
Conclusion
We demonstrated that the model SiC-SBDs devices are fabricated by using a novel short process in ion implantation with the heat resistant photoresist "SP-D1000" as a mask layer of ion implantation. The electric properties of the SiC-SBDs devices are same as a reference device with metal oxide mask. Taking advantage of fabrication of the SiC-SBDs devices with SP-D1000, we are working on the fabrication of model SiC-metal oxide semiconductor field effect transistors (MOSFETs) with SP-D1000.
Using a novel short process, process cost of the SiC devices must be much lower than current process, therefore it is expected to be useful for a large number of common applications. 
